Nanowire transistors (NW Tr.) have attracted much attention as promising candidates for ultra-low power LSI [1][2][3]. Since NW channel is surrounded by the gate, off-current (I off ) is strongly suppressed. However, on-current (I on ) of repored NW Tr. is low due to large parasitic resistance (R SD ) in S/D and degraded carrier mobility in NW channel, and systematic understanding of variability of NW Tr. is still insufficient. Towards ultra-low power LSI, I on improvement and evaluation of variability and circuit performance of NW Tr. are essential.
Introduction
Nanowire transistors (NW Tr.) have attracted much attention as promising candidates for ultra-low power LSI [1] [2] [3] . Since NW channel is surrounded by the gate, off-current (I off ) is strongly suppressed. However, on-current (I on ) of repored NW Tr. is low due to large parasitic resistance (R SD ) in S/D and degraded carrier mobility in NW channel, and systematic understanding of variability of NW Tr. is still insufficient. Towards ultra-low power LSI, I on improvement and evaluation of variability and circuit performance of NW Tr. are essential.
Figs.1 illustrate the strategies to realize ultra-low voltage operation of NW Tr. in this work. We demonstrate significant I on improvement of NW Tr. by stress memorization technique (SMT). Small V th variations (σV th ) of NW Tr. are revealed by systematic σV th measurement of NW Tr. with various device parameters. We also study the effects of small S factor of NW Tr. on the power consumption and performance in low-V dd CMOS circuits.
Performance Enhancement of NW Tr. by SMT
Figs. 2(a,b) show the key process sequence of tri-gate SOI NW Tr. with SMT. Raised S/D with 10nm-thick gate spacer is adopted to reduce R SD [3] . Channel direction is <110> or <100>. Poly/SiO 2 is used and T inv is 3.5nm. For SMT, activation anneal is performed with tensile SiN on the gate structures. Fig.2 (c) shows TEM after SiN removal. There are no defects due to SMT in the channel. As shown in Fig.2(d) , the minimum W NW is around 10nm. μ and R SD change by SMT were extracted from R on -L. μ increase by SMT against W NW is shown in Fig.5 . μ increase in <110> NW nFETs is much larger than <100> nFETs. This indicates SMT induces vertical compressive strain to NW channel by suppressing the upward expansion of poly-Si gate, while longitudinal tensile strain is induced in planar Tr. (Figs.6) . Fig.7 shows R SD -W NW in <110> nFETs. R SD largely reduces by SMT especially in narrow NW. R SD of 10nm-wide NW Tr. with SMT is lower than much taller FinFETs [4] . In SMT process, hydrogen emitted from capping SiN diffuses to SiO 2 /Si interface and possibly generates positive fixed charges. Charges at the gate edge cause V th reduction, and charges under the sidewall induce electrons in narrow S/D and reduces R SD (Fig.8) .
I on normalized by C inv is plotted against DIBL in Fig.9 . I on /C inv of <110> SMT NW Tr. is much higher than the previous NW and SOI Tr. thanks to both μ increase and R SD reduction by SMT.
V th Variability Evaluation of NW Tr.
σV th of tri-gate undoped NW Tr. with various L g and W NW
were measured using 50 devices on a 300mm wafer. Fig.10 [3] . As shown in TEM of NW channel (Fig.12(b) ), grain boundaries in the gate tend to appear at NW corners. This possibly reduces σV th caused by the local effective WF variations due to pinning charges at grain boundaries randomly placed on the channel [6] .
Next, the deviation from the universal line at narrow NW Tr.
is studied. To study the effects of S/D on σV th , V th distribution of NW Tr. fabricated with different process (extension I/I before epi and S/D I/I after epi [7] ) is shown in Fig.13 . By adopting I/I after epi, the deviation from normal distribution and σV th decrease. In I/I before epi process, crystallinity of NW extension cannot be recovered by annealing especially in narrow NW, resulting in high R SD and V th . As a result, W NW variations due to NW LWR cause large σV th . In contrast, good crystallinity S/D are formed and σV th can be suppressed in I/I after epi process.
Low-Voltage Operation of NW CMOS Circuits
We evaluated the power consumption and performance of NW CMOS circuits by means of Spice simulation. Spice model parameters of BSIM4 [8] were extracted from NW Tr. with various L g and W NW . In the calulation, I off of all devices were set to be 50pA/μm at each V dd by changing the gate work function.
Fig.14 shows V dd dependence of the delay time and the power consumption of NW CMOS inverter with various W NW . The input operating frequency is set to be 1 GHz and fan-out is 1. The power consumption decreases with V dd scaling in proportion to the square of V dd . The power consumption also decreases with W NW due to the reduction in the load capacitance. On the other hand, it is found that the increase of the delay is suppressed in narrower NW Tr. at low V dd less than 0.7 V. In the low V dd operation, the sub-threshold characteristic has a large influence on the drive current and the circuit performance. Since the ideal sub-threshold factor of NW Tr. suppresses the degradation of I on /I off ratio, the delay time is kept small against V dd scaling. Fig.15 shows the power-delay product normalized by the minimum value at each W NW . V dd in the bottom of the power-delay product decreases with W NW as a result of smaller delay time at low V dd . It is also found that the curvature of the bottom region of power-delay product becomes small in narrow W NW , suggesting that NW circuits have a superior immunity to V dd variations.
CMOS inverter performance of NW Tr. is compared with that of bulk planar Tr. (45nm Predictive Technology Model for low power operation [9] ) as shown in Fig. 16 . The power consumption for NW Tr. is smaller than that of bulk Tr. due to smaller C j in SOI substrate. It is found that the delay time of NW Tr. is kept small at V dd < 0.7V thanks to smaller S factor, while the delay time of bulk Tr. rapidly increases. As a result, V dd in the bottom of the powerdelay product is 300mV smaller in NW Tr. than that in bulk Tr.
Conclusions
We demonstrated siginificant I on improvement in SMT NW Tr.
by μ increase and R SD reduction. A vt of NW Tr. is smaller than planar Tr. as long as R SD is suppressed. Ideal subthreshold characteristics of NW Tr. combined with high I on and small variability realize ultra-low power CMOS LSI. ΔI dlin /I dlin rapidly increases with W NW in <110> nFETs, while it stays small in <100> nFETs. 
